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Abstract— A new parametric and cost-effective tech-
nique is developed to decouple the mechanisms behind
current degradation in AlGaN/GaN HEMTs under a nor-
mal device operation: self-heating and charge trapping. A
unique approach that investigates charge trapping using
both source (IS) and drain (ID) transient currents for the
first time. Two types of charge trapping mechanisms are
identified: (i) bulk charge trapping occurring on a time scale
of less than 1 ms, followed by (ii) surface charge trapping
with a time constant larger than a millisecond. Through
monitoring the difference between IS and ID, a bulk charge
trapping time constant is found to be independent of both
drain (VDS) and gate (VGS) biases. Surface charge trapping
is found to have a much greater impact on a slow degrada-
tion when compared to bulk trapping and self-heating. At
a short timescale (< 1 ms), the RF performance is mainly
restricted by both bulk charge trapping and self-heating
effects. However, at a longer time (> 1 ms), the dynamic ON
resistance degradation is predominantly limited by surface
charge trapping.
Index Terms— AlGaN/GaN HEMTs; Transient Currents;
Charge Trapping; Self-Heating Effects.
I. INTRODUCTION
GAN based High Electron Mobility Transistors (HEMTs)are predicted to significantly improve efficiency and
to dominate power RF applications required to deliver a
high-power at a very-fast switching rate in ultra-wide-band
communication, ultra-scaled radars, wireless sensors, etc. The
transistor efficiency comes from wide-bandgap of III-nitrides,
which have high electron saturation velocity and good thermal
conductivity [1]. In recent years, these devices were steadily
improving and new record performances were reported each
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year [2], [3]. However, their reliability issues persist due
to the strong coupling of charge trapping and self-heating
mechanisms [4]–[8].
Several studies investigating the current degradation in
AlGaN/GaN HEMTs resulted in different conclusions [6],
[9], [10]. Some studies of transient drain current suggest
that the current degradation, at different time constants, are
caused by both bulk and surface charge trapping [6], [9]. Other
investigations suggest that the current degradation trends are
proportional to self-heating effects that occur at different times
[10]. However, a recent wide agreement is that the transient
current degradation involves both device charge trapping and
self-heating [11]–[14] at different times. Therefore, the time
constants of the transient current need to be investigated
since they are of critical consequence to device reliability
and RF performance [17]. Consequently, the charge trapping
is essential effect entering a design space of circuits [15]
because a circuit dynamic operation affects a device operation
as accounted for in an MIT virtual source GaN HEMT
model [16].
This work reports the development of a parametric tech-
nique for bulk and surface charge trapping characterization in
AlGaN/GaN HEMTs. The parametric technique is a new, cost-
effective and practical technique to acquire essential informa-
tion about trap dynamics in GaN HEMTs [17], [18]. We show
that a careful analysis of both the source and the drain current
trends and their differences can distinguish between self-
heating effects and trapping mechanisms, and determine short-
time and long-time trapping processes. Specifically, we inspect
the degradation of both source and drain transient currents with
the exclusion of self-heating and under normal device opera-
tion. Section II overviews the used device and experimental
procedure. A unique approach that involves both source (IS)
and drain (ID) currents to investigate the mechanisms behind
transient current degradation is presented in Section III. In
addition to our previously published results in [7], Section III
includes (i) validation of the proposed technique for different
AlGaN/GaN device architectures (gated or gateless), (ii) phys-
ical interpretations of the experimental observations through
drift-diffusion simulations of the used AlGaN/GaN HEMT,
and (iii) a comparison between the surface charge trapping
and device self-heating effects. Conclusions are drawn in
Section IV.
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II. DEVICE AND EXPERIMENTAL PROCEDURE
A. Device Structure and Fabrication
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Fig. 1. (a) Schematic cross-section of the device epi-structure grown
on Si-HP (111) substrate. The source-to-drain distance and the gate
width are 5 µm and 100 µm, respectively. (b) IDS-VDS and IDS-VGS
characteristics at VGS =0 V and VDS =20 V, respectively, obtained
from the Al0.28Ga0.72N/GaN HEMT. The device threshold voltage,
Vth, is -3.5 V.
The epi-structure of the investigated AlGaN/GaN HEMT
has been grown by molecular beam epitaxy on high-purity
and high-resistivity (2000 Ω.cm) HP-Si (111) substrate. As
shown in Fig. 1(a), this epi-structure consists, from the sub-
strate to the top, of low-temperature AlN(40 nm)/GaN(250
nm)/AlN(250 nm) nucleation layers, a 1.1 µm GaN buffer
layer, a 1 nm AlN exclusion layer to reduce alloy scattering
and to improve the carrier confinement of the 2-dimensional
electron gas (2DEG), a 25 nm undoped Al0.28Ga0.72N bar-
rier and, finally, a 1 nm undoped GaN cap layer. Room
temperature Hall measurement yields a sheet resistance of
340 Ω/, an electron sheet density of 1.25×1013 cm−2,
an electron mobility of 1480 cm V−1s−1, and a dislocation
density of ∼5×109 cm−2. The gate metallization scheme
is Ni(5 nm)/Pt(25 nm)/Ti(25 nm)/Mo(30 nm)/Au(250 nm),
where Ti(10 nm)/Al(200 nm)/Ni(40 nm)/Au(100 nm) mul-
tilayers have been used for the source/drain terminal. The
ohmic contact resistance and specific resistivity are 0.39 Ω.mm
and 3.8×10−6Ω·cm2, respectively. To reduce charge trapping
effects and dispersion, the surface of the device is N2O pre-
treated for 2 min followed by SiO2(100 nm)/Si3N4(50 nm)
bi-layer passivation. The fabrication process is similar to
that described in Ref. [19]. The current difference of IDS-
VGS at VDS =20 V and the current difference of IDS-VDS
at VGS =0 V characteristics of the AlGaN/GaN HEMT
are given in Fig. 1(b). These electrical characteristics are
performed at DC and dark conditions using Agilent B1500A
framework [7].
B. Experimental Methodology
For the first time, both source and drain transient cur-
rents are measured to investigate charge trapping, illustrated
in Fig. 2(a), in AlGaN/GaN HEMTs under normal device
operation. The pulse waveforms of the first experiment, given
in Fig. 2(b), are used to characterize the transient current
degradation mechanism. Here, the drain voltage VDS =0 V
and VGS =0 V are pulsed to VDS1 and VGS1, respectively,
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Fig. 2. (a) Illustration of bulk and surface charge trapping mechanisms
in an AlGaN/GaN HEMT at a semi−ON state. Pulse waveforms used
for measurements of transient source and drain currents, IS and ID, are
for: (b) without traps pre-charging and (c) with traps pre-charging phase.
The used refresh/reset time, tRESET, is 10 s and all rising/falling time
edges are set to time tE =200 ns.
for a measurement time of tmeas1 =1 s. The pulse waveforms
of the second experiment, shown in Fig. 2(c), are similar to
the first experiment but involve a pre-charging phase with
quiescent biasing conditions, VDSQ and VGSQ. Measurements
are then taken at VDS2 =10 V and VGS2 =0 V for a
time tmeas2 =1 s. The corresponding results of these two
experiments (schematically illustrated in Fig. 2(b) and (c)) are
presented and analysed in Section III.
In all experiment, the time to refresh/reset the device is set
to tRESET =10 s to recover the device from trapped charges
and self-heating that would affect further measurements. All
rising/falling time edges are fixed to tE =200 ns. The trace of
the transient current is reproducible revealing that no perma-
nent degradation of the current occurs from the experiment,
only recoverable degradation, i.e., charge trapping and self-
heating (not shown).
III. TRANSIENT CURRENT DEGRADATION
Using the experimental methodology of Fig. 2(b), IS and
ID, transient currents are measured on both gated and gateless
AlGaN/GaN devices as shown in Fig. 3(a) and Fig. 3(b),
respectively. Similar trends of degradation phenomena persist
regardless of the device architecture, gated or gateless. The
transient behaviour of IS and ID can be broadly split into two
phases, a fast degradation (DG1) for time windows shorter
than a millisecond, and a slow degradation (DG2) for a
longer time (> 1 ms). Comparable to the gated device, IS-
ID > 0 mA mm−1 occurred in the gateless device. This
indicates that a difference between IS and ID is not caused
by the gate terminal. Therefore, the later described analysis
AUTHOR et al.: A PARAMETRIC TECHNIQUE FOR TRAPS CHARACTERIZATION IN ALGAN/GAN HEMTS 3
480
500
520
540
10
0
10
1
10
2
10
3
10
4
10
5
10
6
10
0
10
1
10
2
10
3
10
4
10
5
10
6
520
540
560
 
T
ra
n
s
ie
n
t 
C
u
rr
e
n
t 
(m
A
/m
m
)
  
(a)
(b)
, tmeas1 
Fig. 3. Transient source and drain currents, IS and ID, of (a) a gateless
AlGaN/GaN HEMT and (b) a gated AlGaN/GaN HEMT. Very similar
degradation mechanisms, one fast (DG1) and one slow (DG2), are
observed in both devices. The experimental conditions and the used
pulse waveforms are summarized in Fig. 2(b).
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Fig. 4. Transient behaviour of the drain, ID, and the source, IS, currents
versus the measurement time, tmeas1, on log scale using the pulse
waveforms given in Fig. 2(b) at VGS1 =0 V to -3 V with (a) VDS1 =10 V
and (b) VDS1 =20 V.
of these current transients is not only limited to AlGaN/GaN
HEMTs.
In the following subsections, we investigate the mechanisms
of DG1 and DG2 under various biasing conditions. Using the
same pulse waveforms given in Fig. 2(b), we apply VDS1 =
10 V, 15 V and 20 V, and VGS1 =0 V to -3 V (step -1 V) to
the AlGaN/GaN HEMT. These conditions place the device in
a semi−ON state. The transient currents for each gate biasing
condition are shown in Fig. 4(a) for VDS1 =10 V, and in
Fig. 4(b) for VDS1 =20 V.
A. Fast Current Degradation - DG1
During the fast current degradation phase, DG1, a significant
magnitude of IS-ID is observed. Electrons that are injected
from the source terminal and get trapped within the bulk,
e.g. the GaN buffer, are not collected by the drain terminal,
resulting in a difference between IS and ID (IS-ID > 0
mA mm−1). This stems from the applied electric field that
provides enough energy for charge carriers to be trapped
within the bulk [9]. This fast degradation saturates within the
first 100 µs. The self-heating and trapped surface charges do
not influence this difference, IS-ID, as they degrade both IS
and ID proportionally [5], [20]. The mechanism behind this
fast current degradation has to contribute to the bulk charge
trapping and self-heating.
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Fig. 5. (a) IS and ID difference (IS-ID) versus the measurement time
at VDS1 = 10 V, 15 V and 20 V for different gate voltages (VGS1 =
0 V to -3 V); indicating the bulk charge trapping process (DG1). IS-
ID timing characteristic is independent of both drain and gate biases.
(b) The impact of drain voltage, VDS1, and gate voltage, VGS1, on
IS-ID showing a dependence of the bulk trapped charge density and
VDS1. Unlike VDS1, VGS1 shows a negligible impact on bulk trapping
characteristics.
Due to applied electric field between the gate and the drain,
charge carriers can be trapped at the surface of the device
where dangling bonds create surface states, as illustrated in
Fig. 2(a). As the surface charge trapping occurs within a
short period, typically within the first microsecond [21], its
contribution towards the DG1 is difficult to distinguish from
self-heating.
To analyse the dependence of the bulk charge trapping
on drain and gate voltages, Fig. 5(a) shows IS-ID values
with respect to measurement time. From these measurements,
one can deduce that the time constant, tDG1, of the DG1
is independent of biasing conditions. This suggests that the
rate/speed of bulk charge trapping does not change as this is
dependent of the density of threading dislocations and defects
[9].
The magnitude of the current drop due to trapped bulk
charges, IS-ID value, taken from Fig. 5(a) at measurement
time (tmeas1 ≈ 35 µs), is plotted against each drain and
gate biasing condition in Fig. 5(b). We observe an increase
of bulk charge trapping with respect to the drain voltage,
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Fig. 6. (a) Time constant of DG2, tDG2, at VDS1 = 10 V, 15 V, and 20
V and VGS1 = 0 V to -3 V; revealing the dependence of tDG2 on both
drain and gate voltages. (b) Transient heating characteristics at various
power densities (P ) using the RC thermal model [10], [25]. Note that
tsat,th is temperature independent.
VDS1. Increasing the drain bias, VDS1, provides more kinetic
energy to carriers to reach deeper traps in the access region
that results in an increase of the bulk trapping. The gate bias
VGS1 has, however, insignificant impact on the bulk charge
trapping. Further experiments are given in Section III-C to
investigate the relationship between the bias conditions and
the bulk charge trapping.
B. Slow Current Degradation - DG2
Throughout the slow current degradation phase, DG2, cur-
rent begins to diminish a second time, after the saturation of
DG1 and the first phase of self-heating. A negligible IS-ID
magnitude is observed indicating an insignificant bulk charge
trapping in this phase of the DG2. Unlike bulk charge trapping,
where IS-ID > 0 mA mm−1, the surface charge trapping
and self-heating alter the electrostatic integrity and channel
resistance in the device. As a result, both source and drain
currents degrade proportionally (IS-ID = 0 mA mm−1).
We extracted the time constant of DG2 (tDG2) from Fig. 4
and presented it in Fig. 6(a) with respect to both drain and gate
biasing conditions. The increase of VGS1 induces a greater
surface trapping density, leading to a larger time for the surface
charges to redistribute between gate and drain terminals.
However, the required time to redistribute the trapped charges
at the surface and to extend the ‘virtual gate’ towards the
drain side reduces with increased VDS1. A larger drain voltage
induces a higher electric field and, therefore, distributes surface
charges more quickly [22]. The extracted tDG2 corresponds
with that of other works [23], [24].
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Fig. 7. Transient behaviour of the source current, IS, versus the
measurement time, tmeas2, using the pulse waveforms given in Fig. 2(c)
with VDSQ =VDS2 =10 V, VGSQ =-1 V, -5 V, and -10 V, and
VGS2 =0 V. The effect of current recovery is shown to increase with
greater |VGSQ| and tQ due to a greater surface trapping density and
re-distribution.
In contrast to the time constant of DG1, tDG2 is both drain
and gate bias dependent. The slow degradation of DG2 can
also be coupled with a possible second phase of self-heating.
Evidence of this second phase of self-heating comes from the
RC thermal model shown in Fig. 6(b) [10], [25]. We observe
that the time constant of this second transient heating (tsat,th)
is independent of the applied power. Therefore, the surface
trapping is the cause of tDG2 variation.
The pulse waveforms given in Fig. 2(c) are used to inves-
tigate the dominant degradation mechanism of the DG2. Pre-
charging quiescent conditions, VDSQ =10 V and VGSQ =
−10 V, −8 V, −5 V, −3 V, and −1 V, are set at pre-
charging times tQ = 1 µs, 10 ms, and 1 s. After the device
is pre-charged, the transient current measurements are taken
at VDS2 =10 V and VGS2 =0 V for a time of tmeas,2 from
1 µs to 1 s. The corresponding results of this experiment are
shown in Fig. 7.
During the pre-charging phase, surface charge trapping and
distribution occur and are controlled by VGSQ and VDSQ. No
device self-heating effects can take place when the device
is OFF (VGSQ < Vth). However, when the device is in a
semi−ON state (VGSQ >Vth), a self-heating will occur in
addition to the bulk charge trapping due to a high VDSQ of
10 V.
Through the measurement phase, the trapped surface
charges begin to re-distribute in the opposite manner to the pre-
charging conditions and surface trapping density reduces. This
is the consequence of the decreased magnitude of gate voltage
from the quiescent to the measurement condition. Self-heating
increases as the device is switched from the OFF/semi−ON
state to the ON−state. For all quiescent bias conditions where
tQ > 1 ms, bulk charge trapping is saturated during the pre-
charging phase at the same amount as found in Section III.A
and no further bulk trapping takes place in the measurement
phase. The behaviour of transient current is analyzed for each
pre-charging condition:
• tQ = 1 µs - For all VGSQ, negligible surface/bulk charge
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trapping and self-heating are induced during the pre-
charging condition because of short pre-charging time.
As a result, no recovery of surface trapping occurs during
the measurement. Instead, bulk trapping, self-heating,
and surface trapping degrade the current. Therefore, the
transient current behaviour is similar to that of Fig. 4(a)
at VGS1 =0 V.
• tQ = 10 ms - During the pre-charging phase, surface
charge trapping/distribution and complete bulk charge
trapping occur. No self-heating is induced during the pre-
charging for VGSQ =-5 V and -10 V. As a result, the pri-
mary cause of the degraded current at tmeas,2 =1 µs is the
surface and bulk charge trapping. This initial degradation
increases with larger |VGSQ| as a larger surface charge
density is trapped/distributed. A recovery of the current
is then observed during measurement from ∼ 10 µs to
∼ 40 ms at VGSQ =-1 V to -10 V, respectively. This
shows that the surface trapping recovery has a greater
impact on current behaviour than the degradation of the
current due to self-heating. Since the time tQ = 10 ms
is not sufficiently long to complete the surface trapping
process during the pre-charging phase, as observed in Fig.
4(a), the surface trapping recovery ends before the current
degradation is complete during the measurement phase.
Hence, a degradation of the current is observed beyond
∼ 40 ms as the result of self-heating effects.
• tQ = 1 s - Pre-charging of surface traps is complete and
at a larger magnitude. The current recovers throughout
the entire measurement window. A large recovery of the
current is observed due to the dominance of a recovery
from the surface traps over a recovery from self-heating.
Fig. 7 illustrates that, at tQ ≥ 10 ms, two mechanisms
of transient current develop when reducing the gate voltage
from |VGSQ| to |VGS2|: (i) a recovery of surface trapping
redistribution whereby a ‘virtual gate’ length is reduced,
lowering the channel resistance and recovering the current,
and (ii) a self-heating that increases the channel resistance
and degrades the current.
C. Bulk charge trapping versus bias conditions
In this subsection, we investigate the relationship between
the bulk charge trapping and the bias conditions. Contrary to
the previous experiment of Fig. 7, the bulk charge trapping
is excluded from the pre-charging phase whilst maintaining
the surface trapping throughout the pre-charging. To achieve
this, VDSQ =0 V is used (Fig. 2(c)). The other pre-charging
conditions are VGSQ =-1 V, -3 V, -8 V and -10 V for tQ =1 s.
The measurement settings are VGS2 =0 V and tmeas,2 =1 s
with different drain voltages of VDS2 =10 V and 20 V, as
shown in Fig. 8(a) and Fig. 8(b), respectively. The difference
between IS and ID is extracted from Fig. 8 and presented
in Fig. 9 showing near identical characteristics to those in
Fig. 5(a). These nearly identical characteristics confirm that
(i) no bulk trapping had taken place during the pre-charging
at VDSQ =0 V and (ii) bulk trapping rate is not affected by
the gate bias during the ON and OFF states of the devices,
only by the drain voltage.
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Fig. 8. Transient behaviour of the drain, ID, and the source, IS,
currents, versus the measurement time, tmeas2, on log scale using the
pulse waveforms given in Fig. 2(c) at different pre-charging conditions
(VDSQ =0 V; VGSQ =-1 V, -3 V, -8 V, and -10 V; tQ =1 s) with
(a) VDS2 =10 V; VGS2 =0 V and (b) VDS2 =20 V; VGS2 =0 V.
The bulk trapping has a minimal impact on the recovery of current
degradation when pre-charging conditions set the device to the OFF-
state; |VGSQ| >Vth.
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Fig. 9. IS and ID difference (IS-ID) versus the measurement time at
a gate voltage VGS2 =-1 V and two drain voltages (VDS2 =10 V and
20 V) showing that charge carrier trapping in the bulk is negligible during
pre-charging phase when compared with Fig. 5(a).
The electric field distribution along the channel is extracted
at the AlN/GaN interface, at different VGS and VDS bias
conditions, from drift-diffusion simulations of the device de-
scribed in Section II.A. At a constant VDS, the increase of
the electric field with VGS at the drain edge of the gate is
related to a drop of the field in the access region as shown in
Fig. 10(a) while, at a constant VGS, the electric field increases
with VDS in the whole channel (Fig. 10(b)). Therefore, to
assess the trapping process over the whole channel and not
just in a particular area of the device, we have calculated the
overall electric field for all bias conditions by averaging the
electric field along the transistor channel as shown in Fig.
10(c). The figure illustrates that the increase in VDS at a fixed
VGS increases the overall electric field linearly (the bottom
scale of Fig. 10(c)), while the decrease in VGS at a fixed
VDS keeps the overall electric field practically constant (the
top scale of Fig. 10(c)) [26]. The average electric field as a
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Fig. 10. Drift-diffusion simulation of electric field distributions in the
channel of the AlGaN/GaN HEMT: (a) at VDS = 10 V and different
VGS and (b) at VGS = 0 V and different VDS. (c) Comparison of the
average electric field at different bias conditions showing a negligible
impact of the gate voltage on the overall electric field.
function of the gate and the drain applied biases, presented in
Fig. 10(c), are thus in a good correlation with experimental
data shown in Fig. 5(b).
The details of the used device simulation technique can
be found in [4], [5], [27]–[30]. In the past, this simulation
technique has been successfully used to predict performance
of AlGaN/GaN HEMTs grown on various substrates (i.e.,
Si, 4H-SiC, diamond, sapphire). The transport parameters
such as electron drift velocity, energy relaxation time, and
electron effective mass are obtained from Monte Carlo simu-
lations at different lattice temperatures [30]. Both simulated
I-V characteristics and calculated temperatures have been
compared to experimental I-V characteristics and temperature
measurements, demonstrating a good agreement [5], [27]–[29].
This simulation technique has been adapted for both gated and
gateless AlGaN/GaN HEMTs.
IV. CONCLUSIONS
A new source and drain transient currents (IS and ID) tech-
nique for a charge trapping characterization in AlGaN/GaN
HEMTs, under normal device operation, has been developed.
This proposed technique takes into account the device operat-
ing temperature variation during the transient measurements,
a cost-effective complement to the temperature-dependent
current-transient based techniques [6], [9], [23], [31]–[34]. It
can be easily implemented to decouple the slow bulk charge
traps and the surface traps from self-heating effects without
turning to device simulations or to more complicated measure-
ments. Using this technique, charge trapping behaviour with
the exclusion of self-heating has been analyzed. Two types of
charge trapping mechanisms have been identified: (i) a bulk
charge trapping occurring on a time scale of less than 1 ms,
followed by (ii) a surface charge trapping and distribution
beyond 1 ms. The bulk trapping and the surface trapping
corresponds to the primary fast and slow current degradation
mechanisms, respectively.
Through monitoring the difference between IS and ID, the
bulk charge trapping time constant is shown to be independent
of both VDS and VGS, although, VDS is found to affect the
bulk trap density. Large VDS is found to be a cause of the bulk
charge trapping during both the ON and the semi-ON states
of the device. The surface trapping is found to have a much
larger impact on the slow degradation of the current when
compared to the self-heating and the bulk charge trapping in
the investigated device structures. This is an important step to
understand the priority of the device engineering, whereby the
focus should be aimed towards reducing the surface trapping
in order to improve an RF performance and a dynamic ON
resistance [8].
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